MTech Projects
  • HOME
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • Street Number 4, Jawahar Nagar, RTC X Road, Hyderabad 500044
  • +91 9573777164
  • info@mtechprojects.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
MTech Projects
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. MTech VLSI Projects
  4. Area-time Efficient Architecture of FFT-based Montgomery Multiplication - 2017
Details
Category: MTech VLSI Projects
By MTech Projects
MTech Projects
11.Oct
Hits: 54

Area-time Efficient Architecture of FFT-based Montgomery Multiplication - 2017

PROJECT TITLE :

Area-time Efficient Architecture of FFT-based Montgomery Multiplication - 2017

ABSTRACT:

The modular multiplication operation is the most time-consuming operation for number-theoretic cryptographic algorithms involving large integers, such as RSA and Diffie-Hellman. Implementations reveal that more than 75 % of the time is spent within the modular multiplication operate among the RSA for a lot of than 1,024-bit moduli. There are quick multiplier architectures to attenuate the delay and increase the throughput using parallelism and pipelining. However such styles are massive in terms of space and low in potency. During this paper, we tend to integrate the fast Fourier rework (FFT) methodology into the McLaughlin's framework, and gift an improved FFT-based mostly Montgomery modular multiplication (MMM) algorithm achieving high area-time efficiency. Compared to the previous FFT-primarily based designs, we inhibit the zero-padding operation by computing the modular multiplication steps directly using cyclic and nega-cyclic convolutions. Thus, we cut back the convolution length by half. Furthermore, supported by the amount-theoretic weighted remodel, the FFT algorithm is employed to provide quick convolution computation. We tend to additionally introduce a general methodology for economical parameter choice for the proposed algorithm. Architectures with single and double butterfly structures are designed obtaining low area-latency solutions, which we implemented on Xilinx Virtex-half-dozen FPGAs. The results show that our work offers a better space-latency potency compared to the state-of-the-art FFT-primarily based MMM architectures from and on top of one,024-bit operand sizes. We have obtained space-latency potency improvements up to fifty.9 p.c for 1,024-bit, forty one.nine percent for two,048-bit, 37.eight p.c for four,096-bit and 103.a pair of p.c for 7,680-bit operands. Furthermore, the operating latency is also outperformed with high clock frequency for length-sixty four transform and higher than.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

  • An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells - 2015
  • An Improved Design of a Reversible Fault Tolerant LUT-Based FPGA - 2016
  • Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip
  • Hybrid LUT/Multiplexer FPGA Logic Architectures - 2016
  • High-Frequency CMOS Active Inductor Design Methodology and Noise Analysis - 2015
  • A Multimode Area-Efficient SCL Polar Decoder - 2016
  • Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing - 2017
  • Design of AES (Advanced Encryption Standard) Encryption and Decryption Algorithm with 128-bits Key Length
  • On the Systematic Creation of Faithfully Rounded Truncated Multipliers and Arrays - 2014
  • Probabilistic Error Analysis of Approximate Recursive Multipliers - 2017
Previous article: Efficient RNS Scalers for the Extended Three-Moduli Set(2n -1; 2n+p; 2n + 1) - 2017 Efficient RNS Scalers for the Extended Three-Moduli Set(2n -1; 2n+p; 2n + 1) - 2017 Next article: Low-Complexity Digit-Serial Multiplier Over GF(2m) Based on Efficient Toeplitz Block Toeplitz Matrix–Vector Product Decomposition - 2017 Low-Complexity Digit-Serial Multiplier Over GF(2m) Based on Efficient Toeplitz Block Toeplitz Matrix–Vector Product Decomposition - 2017
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects
  • Java Projects
  • Android Projects
  • Digital Signal Processing
  • Image Processing Projects
  • VLSI Projects
  • Power Systems
  • Power Electronics
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS

Disclaimer : MTech Projects, is not associated or affiliated with IEEE, in any way. The mentioned IEEE Projects here are student projects inspired by ideas from IEEE publications, not projects conducted by or associated with IEEE.

Talk to us?

Copyright © 2009 - 2026 MTech Projects. All Rights Reserved.
CALL NOW
ASK EXPERT